





Vortex (I+N) MVBuild

HP Confidential


 NB5	XW2 Quanta Computer Inc.		
	Size Custom	Document Number VORTEX (I+N)	Rev 2A
	Date: Wednesday, May 30, 2018	Sheet	1 of 97



POWER BLOCK DIAGRAM



HP Confidential




Multiplexed HSI0 Lane	Port Assignment
USB3 #1	USB2.0/USB3.0 Combo Jack(Right side)
USB3 #2 / SSIC #1	MC
USB3 #3 / SSIC #2	USB2.0/USB3.0 Combo Jack(Light side-1)
USB3 #4	USB2.0/USB3.0 Combo Jack(Light side-2)
USB3 #5	MC
USB3 #6	MC
PCIe1 / USB3 #7	XQD
PCIe2 / USB3 #8	XQD
PCIe3 / USB3 #9	CARD READER
PCIe4 / USB3 #10	WWAN
PCIe5	Alpine Ridge
PCIe6	Alpine Ridge
PCIe7	Alpine Ridge
PCIe8	Alpine Ridge
PCIe9	SSD 1
PCIe10	SSD 1
PCIe11(SATA0A)	SSD 1(SATA0A)
PCIe12(SATA1A)	SSD 1(SATA1A)
PCIe13(SATA0B)	LAN
PCIe14(SATA1B)	WLAN
PCIe15(SATA2)	ODD
PCIe16(SATA3)	HDD
PCIe17(SATA4)	SSD 2(SATA4)
PCIe18(SATA5)	SSD 2(SATA5)
PCIe19(SATA6)	SSD 2(SATA6)
PCIe20(SATA7)	SSD 2(SATA7)
PCIe21	SSD 3
PCIe22	SSD 3
PCIe23	SSD 3
PCIe24	SSD 3

USB2.0	Port Assignment
USB2 #1	USB2.0/USB3.0 Combo Jack(Right side)
USB2 #2	WWAN
USB2 #3	MC
USB2 #4	USB2.0/USB3.0 Combo Jack(Left side-1)
USB2 #5	USB2.0/USB3.0 Combo Jack(Left side-2)
USB2 #6	MC
USB2 #7	Camera
USB2 #8	Finger Print
USB2 #9	MC
USB2 #10	MC
USB2 #11	TI PD PORT A
USB2 #12	MC
USB2 #13	TI PD PORT B
USB2 #14	BT

CFL-H Processor (CLK,MISC,JTAG)

For debug only remove from MV



Host CLK:
Trace length < 11000 mils
Trace spacing = 15 / 20 mils, Impedance 85 ohm

H_CPU_SVIDALRT# B31
VR_SVID_CLK# B32
H_CPU_SVIDDAT B29
CPU_PROCHOT# R BR30
DDR_PG_CNTL BT13

VIDALERT#
VIDSKC
VIDSOUT
PROCCHOT#
DDR_VTT_CNTL

TP9002
TP9003
TP9004

TP9002
TP9003
TP9004

TP9002
TP9003
TP9004

TP9002
TP9003
TP9004

TP9002
TP9003
TP9004

TP9002
TP9003
TP9004

TP9002
TP9003
TP9004

TP9002
TP9003
TP9004

TP9002
TP9003
TP9004

TP9002
TP9003
TP9004

TP9002
TP9003
TP9004

TP9002
TP9003
TP9004

TP9002
TP9003
TP9004

TP9002
TP9003
TP9004

KBL Processor (DMI,PEG,FDI)

PEG_RCOMP
Trace length < 400 MILS
Trace width = 12 MILS
Trace spacing = 15 MILS

DMI RX


DMI TX

For Taiten
Ridge to MUX

For HDMI

For eDP

DP & PEG Compensation
eDP_RCOMP
Trace length < 100 Mils
Trace Width 5 Mils Trace Spacing 25 Mils
eDP, COMPO and TCOMPO signals should be shorted
near balls and routed with typical impedance <25 mohms




QW2
Quanta Computer Inc.

Size Custom	Document Number KBL 2/7 (DMI/EDP/PEG)	Rev 2A
Date: Wednesday, May 30, 2018 Sheet 6 of 97		

KBL Processor (DDR4)

20.22 M_A_DQ[15:0]
20.22 M_A_DQ[31:16]
20.22 M_A_DQ[47:32]
20.22 M_A_DQ[63:48]

21.23 M_B_DQ[15:0]
21.23 M_B_DQ[31:16]
21.23 M_B_DQ[47:32]
21.23 M_B_DQ[63:48]



*CPU_CFL-H, 1440P DDR CHANNEL A



QW2
Quanta Computer Inc.

Size: Document Number: KBL 3/7 (DDR4 I/F)
Date: Wednesday, May 30, 2018 Sheet 7 of 97

VCCGT


Edge cap
4x 47uF 0805
7x 22uF 0603

Backside cap
10x 10uF 0402
12x 1uF 0201

KBL Processor (POWER)

+VCC_GT 84,86

Follow CFL EDS page 126 to 45W(GT2): +VCCGT=55A



Follow CFL H EDS page 128 to 45W(GT2): VCCSA=11.1A

+VCC SA

Edge cap

2x 47uF 0805

2x 22uF 0805

Backside cap

7x 10uF 0402

Follow CFL H EDS P128 to 45W:

VCCIO.

+VCCIO = 6.4A

+VCC_IO

Backside cap

3x 10uF 0402

Under CPU

Follow CFL H EDS page 127 45W: VDDQ=3.3A (LPDDR4)

VCC_PLL_OC

Backside cap

2x 1uF 0201

VCC ST

Backside cap

1x 1uF 0201

VccSTG

Backside cap

1x 1uF 0201

VCC PLL

Backside cap

4x 22uF 0603

```
11x 10uF 0404
```



XW2

Quanta Computer Inc.

Size

Document Number

KBL 5/7 (POWER&GND)

Rev


2A

Date: Wednesday, May 30, 2018 Sheet 9 of 97

Vcc (VCC_CORE)

Edge cap
8 x 47uF 0805

```
Backside cap
12x 22uF 0603
42x 10uF 0402
48x 1uF 0201
24x 0201 (placeholder)
```



Sense resistor should be placed within 2 inches (50.8 mm) of the processor socket
Trace Impedance 50 ohm

Need to check/modify

*CPU_CFL-H_1440P

 +VCC_CORE 84,85,91




XW2
Quanta Computer Inc.

Size Custom	Document Number KBL 6/7 (POWER&GND)
----------------	---

Date: Wednesday, May 30, 2018 Sheet 10 of 97



14 TPEV_PEG_VIEW_2




0918Bea:

0918Bear


0918Bear

KBL-H Processor (RESERVED, CFG)










Configuration Signals:		
CFG[0]	Stall reset sequence after PCU PLL lock until de-asserted	Note that this signal is not terminated. Signs board might connect CFG[0] to HOOK[2]. This note is not made for a ODM board.
CFG[2]	PCI Express Static Lane Reversal	x1 = Normal operation x0 = Lane numbers reversed
CFG[4]	eDP enable	x1 = Disabled x0 = Enabled
CFG[6:5]	PCI Express Bifurcation	x00 = 1 x8 & 2 x4 PCI Express x01 = reserved x10 = 2 x8 PCI Express x11 = 1 x16 PCI Express
CFG[7]	PEG defer training	x1 = PEG train follow RESETB de-asserted x0 = PEG wait for BIOS for training





PCH Strap Pin








```
VCCPRIM_1P8
Without CNVi = Icc = 0mA
With CNVi = 582mA
Chipset will use this power rail to internal
LDO and output 1.24V for CNVi used.
```


	Internal VRM mode	External VRM mode
R9590	STUFF	NI
R17902	NI	STUFF
R9591	STUFF	STUFF
C9225	STUFF 4.7u	STUFF 1u

HP Confidential


0918Bear




	xw2	
	Quanta Computer Inc.	
	Size Custom	Document Number PCH 7/7 (GND)
Date: Wednesday, May 30, 2018		Rev 2A
Sheet 18 of 97		




APS




0914Bear










CPU	CKE2/3 CH.A DIMM1 (JDIM1000)	CKE2/3 CH.B DIMM1 (JDIM1003)
	CKE0/1 CH.A DIMM0 (JDIM1001)	CKE0/1 CH.B DIMM0 (JDIM1002)







bga908-nvidia-n18p-q3-a1




Table 5.5 SORX_EXPOSED Strap Enablement for Down Designs

Row Index	ROM_SE	ROM_SI	ROM_SCLK	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
15	L	L	L	ENABLED	ENABLED	ENABLED	ENABLED
14	L	L	H	ENABLED	ENABLED	ENABLED	disabled
13	L	H	L	ENABLED	ENABLED	disabled	ENABLED
12	L	H	H	ENABLED	ENABLED	disabled	disabled
11	H	H	H	ENABLED	disabled	disabled	disabled
10	H	H	NA	disabled	disabled	disabled	disabled
	M	X	X	(Reserved; do not configure)	(Reserved)	(Reserved)	(Reserved)




Table 5.3 RAMCFG


Strap Pins	RAMCFG Setting Number
STRAP2	(see Memory RVL for memory configs corresponding to these numbers)
STRAP1	0 (0x000)
STRAP0	1 (0x001)
STRAP3	2 (0x002)
STRAP4	3 (0x003)
STRAP5	4 (0x004)
STRAP6	5 (0x005)
STRAP7	6 (0x006)
STRAP8	7 (0x007)
STRAP9	8 (0x008)
STRAP10	9 (0x009)
STRAP11	10 (0x00A)
STRAP12	11 (0x00B)
STRAP13	12 (0x00C)
STRAP14	13 (0x00D)

Table 5.6 SMB_ALT_ADDR, DEVID_SEL, PCIE_CFG, VGA_DEVICE




Strap Pins	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE
STRAP5	L	L	L	0
STRAP4	L	L	L	1
STRAP3	L	L	L	0
STRAP2	L	L	L	0
STRAP1	L	L	L	0
STRAP0	L	L	L	0
STRAP9	H	H	H	0
STRAP8	H	H	H	0
STRAP7	H	H	H	0
STRAP6	H	H	H	0
STRAP5	H	H	H	0

STRAP[2:0] VRAM Table for N18P-Q3/Q1 & N18M-Q3 GDDR5 Recommended Memories

RAMCFG [2:0]	DESCRIPTION	Vendor	Vendor P/N	TOP P/N	QB P/N
0x0	GDDR5 256Mx32 8 GHz	Samsung B die	K4G80325FB-HC25	AKD58WWT501	AKD58WWT502
0x1	GDDR5 256Mx32 8 GHz	Micron A die	MT51J256M32HF-80:A	AKG5GUGTL01	AKG5GUGTL02
0x2					









The diagram illustrates a power management circuit with the following components and connections:

- 1.8V Regulator (U2):** A voltage regulator with a feedback network consisting of a 10k resistor (R10) and a 100k resistor (R11) connected to the FB pin. The output is 1.8V.
- 1V1_AON Pre-regulator:** A pre-regulator with a 100nF capacitor (C1) at the input and a 100uF capacitor (C2) at the output. The output is 1V1_AON.
- 0.9V LDO (U3):** A low-dropout regulator with a 1000uF capacitor (C3) at the input and a 100nF capacitor (C4) at the output. The output is 0.9V.
- Other Components:** A 100k resistor (R1) is connected to the 1.8V output. A 100nF capacitor (C1) is connected to the 1V1_AON output. A 100uF capacitor (C2) is connected to the 0.9V output.



Channel 0
<0-31>

MF=0 Non-mirrored

Channel 1
<32~63>

MF=1 mirrored




Table 9.19 DRAM-Side FBVDD/FBVDDQ Decoupling (Combined Rail)

Decoupling Capacitors		Recommended Quantity and Placement (per DRAM device)	
Capacitance	Type [Size]	Quantity	Placement (by DRAM Interface Mode)
Combined FBVDD-FBVDDQ Rail			
1.0 uF	X6S [0402]	10	For x32 DRAM: Under the DRAM FBVDD or FBVDDQ ball.
10 uF	X6S [0603]	4	For x16 DRAM in a "clamshell" PCB configuration: As close to DRAM periphery as possible.
1.0 uF	X6S [0402]	8 additional	Ensure at least 2 GND vias and 2 power vias for each decoupling capacitor.
10 uF	X6S [0603]	2	For x32 DRAM: Choose x32 interface to achieve max POR DRAM speeds. Add these additional decoupling caps under the DRAM FBVDD/Q ball; should share existing FBVDD/Q ball via if possible. See Figure 9.23 for an example.
10 uF	X6S [0603]	2	Near DRAM device. Ensure at least 2 GND vias and 2 power vias for each capacitor.
22 uF	X6S [0603]	5	For 4 GHz WCK (8 Gbps data rates): Near DRAM device. Ensure at least 2 GND vias and 2 power vias for each capacitor.


Table 9.4 GDDR5 Command Mapping (GB4C-128 & GB2C-64 packages)

Command Ball on GPU		DRAM Signal Definition	
For DRAM(s) tied to DQ[31:0]	For DRAM(s) tied to DQ[63:32]		
FBA_CMD0	FBA_CMD16	CS*	
FBA_CMD1	FBA_CMD17	A3_BA3	
FBA_CMD2	FBA_CMD18	A2_BA0	
FBA_CMD3	FBA_CMD19	A4_BA2	
FBA_CMD4	FBA_CMD20	A5_BA1	
FBA_CMD5	FBA_CMD21	WE*	
FBA_CMD6	FBA_CMD22	A7_A8	
FBA_CMD7	FBA_CMD23	A6_A11	
FBA_CMD8	FBA_CMD24	AB1*	
FBA_CMD9	FBA_CMD25	A12_RFU	
FBA_CMD10	FBA_CMD26	A0_A10	
FBA_CMD11	FBA_CMD27	A1_A9	
FBA_CMD12	FBA_CMD28	RAS*	
FBA_CMD13	FBA_CMD29	RST*	
FBA_CMD14	FBA_CMD30	CKE*	
FBA_CMD15	FBA_CMD31	CAS*	

Table 9.5 GDDR5 DEBUG Command Lines

Command Ball on GPU	DRAM Signal Definition
FBA_CMD32 (do not connect to DRAM)	(not used)
FBA_CMD33 (do not connect to DRAM)	(not used)
FBA_CMD34 (do not connect to DRAM)	DEBUG0
FBA_CMD35 (do not connect to DRAM)	DEBUG1

Channel 0
<0-31>
MF=0 Non-mirrored



Channel 1
<32-63>
MF=1 mirrored




Table 9.4 GDDR5 Command Mapping (GB4C-128 & GB2C-64 packages)

Command Ball on GPU		DRAM Signal Definition
For DRAM(s) tied to DQ[31:0]	For DRAM(s) tied to DQ[63:32]	
FBA_CMD0	FBA_CMD16	CS*
FBA_CMD1	FBA_CMD17	A3_BA3
FBA_CMD2	FBA_CMD18	A2_BA0
FBA_CMD3	FBA_CMD19	A4_BA2
FBA_CMD4	FBA_CMD20	A5_BA1
FBA_CMD5	FBA_CMD21	WE*
FBA_CMD6	FBA_CMD22	A7_A8
FBA_CMD7	FBA_CMD23	A6_A11
FBA_CMD8	FBA_CMD24	AB1*
FBA_CMD9	FBA_CMD25	A12_RFU
FBA_CMD10	FBA_CMD26	A0_A10
FBA_CMD11	FBA_CMD27	A1_A9
FBA_CMD12	FBA_CMD28	RA5*
FBA_CMD13	FBA_CMD29	RST*
FBA_CMD14	FBA_CMD30	CKE*
FBA_CMD15	FBA_CMD31	CAS*

Table 9.5 GDDR5 DEBUG Command Lines

Command Ball on GPU	DRAM Signal Definition
FBA_CMD32 (do not connect to DRAM)	(not used)
FBA_CMD33 (do not connect to DRAM)	(not used)
FBA_CMD34 (do not connect to DRAM)	DEBUG0
FBA_CMD35 (do not connect to DRAM)	DEBUG1






Table 2-1: Source-Side Mini DisplayPort Connector Pin Assignment

Top Row			Bottom Row		
Pin Number	Signal Type	Pin Name	Pin Number	Signal Type	Pin Name
1	GND	GND	2	In	Hot Plug Detect
3	Out	ML_Lane 0 (p)	4	CONFIG (see note 1)	CONFIG1
5	Out	ML_Lane 0 (n)	6	CONFIG (see note 1)	CONFIG2
7	GND	GND	8	GND	GND
9	Out	ML_Lane 1 (p)	10	Out	ML_Lane 3 (p)
11	Out	ML_Lane 1 (n)	12	Out	ML_Lane 3 (n)
13	GND	GND	14	GND	GND
15	Out	ML_Lane 2 (p)	16	I/O	AUX_CH (p)
17	Out	ML_Lane 2 (n)	18	I/O	AUX_CH (n)
19	GND	GND	20	PWR Out (see note 2)	DP_PWR

Fingerprint Conn






PIN	DEFINITION
1	3.3V
2	3.3V
3	D-
4	D+
5	GND
6	LOCK_N
7	FPR_OFF
8	N/C






XW2
Quanta Computer Inc.








Size Custom	Document Number FPR	Rev 2A
Date: Wednesday, May 30, 2018	Sheet 33 of 97	




Normal	Cable side	PP_DETECT#_EDP	PP_DETECT#
FHD	Pin 21	Low	High
Normal	Pin21	Low	High
QHD	Pin21	Low	High
Privacy	Floating	High	Low





HP Confidential



6,12,13,14,15,16,20,21,22,23,27,28,33,35,36,40,41,42,43,44,45,47,48,49,50,51,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,170,171,172,173,174,175,176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200









HP has confirmed that MCU is only needed if there are 4 smart amps used.??
So please remove MCU from the schematic.

HP Confidential

 NB5	xw2 Quanta Computer Inc.	
	Size Custom	Document Number NA
	Date: Wednesday, May 30, 2018	Rev 2A
Sheet 39 of 97		



LID_SW#_3_O
ON_OFF#1

R6169 470K 5% 4
R6170 470K 5% 4

+3V_ALW

LED#

+3VPCU


R6093 100F 4

C6020 VARISTOR



CON6000 Power switch conn.

34,41,47,70 LID_SW#_3


Battery LED



Dual LED control circuit



POWER BTN



XW2
Quanta Computer Inc.


Document Number
LED & Power Conn.

Date: Wednesday, May 30, 2018 Sheet 41 of 97

Rev
2A

TPM 2.0

42






NB5	XW2 Quanta Computer Inc.	
	Size Custom Document Number TPM SLB9670_QFN	Rev 2A
Date: Wednesday, May 30, 2018		Sheet 42 of 97

WIFI&BT


SI2, 1124

Max Load 2.5A for WLAN



```
If CNVi is present CNVi = Low, low switch will never turn off
If CNVi is not present CNVi = High, low switch EN pin will follow WLAN_DISABLE
```





Place close to WIFI module






```
Windstorm Peak & Jefferson Peak 2 M.2 1216 co-layout
Intel Dual Band Wireless-AC 8265
Intel Dual Band Wireless-AC 9560
```





Layout Note:

1. UIM_RESET, UIM_CLK, UIM_DATA routing as short as possible
Route into ESD then go out
2. Avoid routing the SIM_CLK and SIM_DATA lines in parallel over distances ≥ 2 cm
3. Position the SIM connector from the WWAN module ≤ 100 mm if possible,
NOT exceed length is 150mm.




+VCC	Power_On/Off (Pin6)	W_Disable (Pin8)	GPS_Disable (Pin26)
S0 ON	High	High	High
S3 ON	High	Low	Low
S4 ON	Low	Low	Low
S5 ON	Low	Low	Low

Trace Length and Routing

- Special attention should be paid to SIM traces (UIM_CLK, UIM_DATA and UIM_RST) to minimize the trace lengths between the SIM slot and the WAN NGFF slot. **Minimizing the signal lengths and traces will reduce possibility of SIM signal integrity issues.** Recommended maximum length is 100mm. Not to exceed length is 150mm.↵
- Minimum distance between UIM_CLK and UIM_DATA should be 20 mils. Static signals such as UIM_RST can be routed between UIM_CLK and UIM_DATA to conserve space if needed.↵
- It is recommended that SIM traces be isolated from other high-speed switching signals, as noise can couple into the SIM signals. Keep a minimum distance of 20 mils between UIM_CLK, UIM_DATA and any other high-speed switching signals.↵
- Placing the SIM card on a daughter card is also not recommended as the interconnect may impact SIM signal integrity.↵



SIM Power+

- The UIM_PWR trace width must be at least 20 mils. Sub-planar routing is recommended.
- Implement additional power filtering to SIM card power to ensure clean power is supplied to minimize any possible noise ripple effects. At a minimum, place a 0.1uF and a 4.7uF capacitor on the UIM_PWR supply and locate near the SIM connector.




XW2
Quanta Computer Inc.

Size C	Document Number WWAN NGFF	Rev 2A
Date: Wednesday, May 20, 2015		Sheet 44 of 67




KEYBOARD PULL-UP



KSI_D_0	C6801	*VARISTOR	KSO1	C6802	*VARISTOR
KSI_D_1	C6803	*VARISTOR	KSO2	C6803	*VARISTOR
KSI_D_2	C6805	*VARISTOR	KSO3	C6806	*VARISTOR
KSI_D_3	C6807	*VARISTOR	KSO4	C6808	*VARISTOR
KSI_D_4	C6809	*VARISTOR	KSO5	C6810	*VARISTOR
KSI_D_5	C6811	*VARISTOR	KSO6	C6812	*VARISTOR
KSI_D_6	C6813	*VARISTOR	KSO7	C6814	*VARISTOR
KSI_D_7	C6815	*VARISTOR	KSO8	C6816	*VARISTOR
KSI_D_8	C6817	*VARISTOR	KSO9	C6818	*VARISTOR
KSI_D_9	C6819	*VARISTOR	KSO10	C6820	*VARISTOR
KSI_D_10	C6821	*VARISTOR	KSO11	C6822	*VARISTOR
KSI_D_11	C6823	*VARISTOR	KSO12	C6824	*VARISTOR
KSI_D_12	C6825	*VARISTOR	KSO13	C6826	*VARISTOR
KSI_D_13	C6827	*VARISTOR	KSO14	C6828	*VARISTOR
KSI_D_14	C6829	*VARISTOR	KSO15	C6830	*VARISTOR

HP confidential


 NB5	XW2		
	Quanta Computer Inc.		
	Size Custom	Document Number Delay circuit	Rev 2A
Date: Wednesday, May 30, 2018			
Sheet 46		of 97	

TP


ピンアサインメント
PIN ASSIGNMENT

CN1


PIN NO.	SIGNAL
1	Vdd
2	SCL_I2C
3	SDA_I2C
4	GND
5	Int_I2C
6	CLK_PS2
7	DAT_PS2
8	TP_Disable#
9	PST signal1
10	PST signal2
11	PST signal3
12	PST signal4




- View from the **backside**



Note: Contact is on the backside



CLICK PAD
Address: 0x2C(7 bit)




5,12,13,14,16,20,21,22,23,27,28,33,34,35,36,40,41,42,43,44,45,48,49,50,51,54,59,63,65,66,68,69,73,77,84,87,90,93,94
14,16,34,36,37,40,58,87,90

+3V
+1.8V

	xw2 Quanta Computer Inc.		Rev 2A	
	Size Custom	Document Number Click Pad		
	Date: Wednesday, May 30, 2018			
Sheet 47 of 97				



Truth table			
Pin1	Pin2	Pin4	
0	0	1	
0	1	1	
1	0	1	
1	1	0	




5,12,13,14,16,20,21,22,23,27,28,33,34,35,36,40,41,42,43,44,45,47,49,50,51,54,59,63,65,66,68,69,73,77,84,87,90,93,94
34,36,37,40,45,59,61,73,87,90,91,92

+3V
+5V

	XW2 Quanta Computer Inc.	
	Size	Document Number
	Custom	FAN
	Date: Wednesday, May 30, 2018	Sheet 48 of 97






$$RSET (K OHM) = 0.0012T^2 - 0.9308T + 96.147$$




G-Sensor


copy from sample, please need check 5/10



NGFF-SSD #1





NGFF-SSD #2




5,12,13,14,16,20,21,22,23,27,28,33,34,35,36,40,41,42,43,44,45,47,48,49,51,54,59,63,65,66,68,69,73,77,84,87,90,93,94










MOD ID SETTING

	Platform ID		CCGS Dual Port
	MOD_ID1	MOD_ID2	Description (Dual port)
Notebooks	L7	L7	DRP+DP+ AR TBT on 2-ports
	L6	L7	DRP+DP on 2-ports
	L5	L7	DRP+DP on 2-ports with ANX MUX
	L4	L7	Malta
	L3	L7	DRP+DP+ TR TBT on 2-ports
	L2	L7	Reserved
	L1	L7	Reserved
	L0	L7	Reserved

L0 = 0V
L1 = VDD/8
L2 = 2 * VDD/8
L3 = 3 * VDD/8
L4 = 4 * VDD/8
L5 = 5 * VDD/8
L6 = 6 * VDD/8
L7 = 7 * VDD/8
x = No Connect




MOD_ID	Pull high	Pull down
L0	None	10K
L1	71.5K	10K
L2	60.4K	22K
L3	49.9K	30K
L4	10K	10K
L5	30K	49.9K
L6	22K	60.4K
L7	10K	71.5K



xw2
Quanta Computer Inc.


Size C	Document Number CCG5 Connecton-A	Re 2
Date: Wednesday, May 30, 2018	Sheet 55 of 97	

USB Type-C Port A








```
CCG5_VBUS_P_CTRL_P1= 0 (Provider Path ON)
CCG5_VBUS_P_CTRL_P1= 1 (Provider Path OFF)
ACTIVE LOW
```


Provider Path Control



USB Type-C Port B





HP Confidential






Provider Path Control

CCG5_VBUS_P_CTRL_P2= 0 (Provider Path ON)
CCG5_VBUS_P_CTRL_P2= 1 (Provider Path OFF)
ACTIVE LOW








Equalization level setting for Channel x(x=A/B), internally tied to VDD/2 (default:12.2dB)
 [x_EQ2, x_EQ1] ==
 L/L: for channel loss up to 7.4dB
 L/H: for channel loss up to 14.4dB
 H/L: for channel loss up to 11.2dB
 H/H: for channel loss up to 5dB

De-emphasis level setting for Channel x(x=A/B), internally tied to VDD/2(Default=-3.5dB)
 [x_DE] ==
 L: 0 dB
 H: -6dB

Reference design "DNI"





XW2
 Quanta Computer Inc.

Size Custom Document Number HDD & Re-Driver Rev 2A
 Date: Wednesday, May 30, 2018 Sheet 59 of 97


HP confidential

copy from BELLAGIO need check 5/10

```
PWRSV_SEL
"1" Normal mode <default> 24C02 or 24C04
"0" Power saving mode
```



PIN NO.	ASSIGNMENT	PIN NO.	ASSIGNMENT
PIN 1 (C1)	VCC (Supply voltage)	PIN 2 (C5)	GND (Ground)
PIN 3 (C2)	RST (Reset signal)	PIN 4 (C6)	VPP (Programming Voltage)
PIN 5 (C3)	CLK (Clock signal)	PIN 6 (C7)	I/O (Data input/output)
PIN 7 (C4)	RESERVED TO ISO/IEC JTC 1 / SC 17 FOR FUTURE USE	PIN 8 (C8)	RESERVED TO ISO/IEC JTC 1 / SC 17 FOR FUTURE USE
PIN 9	SC DET2	PIN 10	SC DET1




HP confidential




XW2 Quanta Computer Inc.		
Size Custom	Document Number CFexpress Card	Rev 2A
Date: Wednesday, May 30, 2018	Sheet 62 of 97	1

PV, 0126 , delete MUX , change to HW option

Mount these parts for HDMI , GPU sku only




Notice: check GPU side output level





Mount these parts for HDMI , UMA only

From CPU






HP confidential

 NB5	XW2 Quanta Computer Inc.	Rev 2A
Size	Document Number	
De-Mux	PS8469	
Date: Wednesday, May 30, 2018		Sheet 64 of 97



ESD chip, reserve

ESD chip, reserve



```

I2C slave address selection:
Internal pull down, 3.3V I/O
L: Default slave address: 0 X 10 - 0 X 2P
M: Alternative slave address: 0 X 90 - 0 X 9F, 0 X D0 - 0 X DF


HMMI ID enable:
Internal pull down, 3.3V I/O.
L: Default: HMMI ID enable
M: HMMI ID disable

Receiver EQ setting: internal pull up 3.3V I/O
W: Compensation for channel loss up to 13dB
W: default compensation channel loss up to 17dB
M: compensation for channel loss up to 11dB

Output pre-emphasis setting: internal pull up 3.3V I/O
L: pre-emphasis = 2.5dB
M: default, no pre-emphasis


DC coupling enable: internal pull up 3.3V I/O
L: DC coupling input
M: default, AC coupling input

```





SP1	SD_WP	MS_D1
SP2	SD_D0	MS_D5
SP3	SD_D7	MS_D4
SP4	SD_D6	MS_D0
SP5	SD_CLK	MS_D2
SP6	SD_D5	MS_D6
SP7	SD_CMD	MS_D3
SP8	SD_D4	MS_D7
SP9	SD_D3	MS_CLK
SP10	SD_D2	MS_B5


Share Pin



Card Reader CON




Close to connector






Close to chip pin


Close to chip pin



NO.	SD NAME	USH-LL NAME
1	CD/DAT3	
2	CMD	
3	VSS1	VSS1
4	VDD	VDD1
5	CLK	
6	VSS2	VSS2
7	DAT0	RCLK+
8	DAT1	RCLK-
9	DAT2	
10		VSS3
11		DO+
12		DO-
13		VSS4
14		VDD2
15		D1-
16		D1+
17		VSS5
18	CD SW	
19	WP SW	
20	GND SW	
21	GND SW	




EC debug conn.



HP Confidential

- +1.8V_DEEP_SUS 12,13,14,15,16,17,34,38,58,69,87,90
- +3VPCU 12,13,17,19,24,34,41,43,44,45,47,49,54,55,69,70,71,75,76,77,78,79,80,81,82,84,85,86,87,88,89,90,91,94
- +3V 5,12,13,14,16,20,21,22,23,27,28,33,34,35,36,40,41,42,43,44,45,47,48,49,50,51,54,59,63,65,66,69,73,77,84,87,90,93,94

	XW2 Quanta Computer Inc.		
	Size Custom	Document Number EC & eSPI/UART debug connector	Rev 2A
	Date: Wednesday, May 30, 2018		Sheet 68 of 97




CFLH4_CFLH6#(PU:CFLH4;PD:CFLH6)

R6001 10K 5% 2


R6003 100K 4

CFLH4.CFLH6

SPI1_VCC










	for Battery
	charge/charge
	for Thermal IC/Speaker AMP







NOTE:
Place a 1 uF capacitor
as close to the CAP
pin as possible.

NOTE: NPCE576H_AGN0
Connect GND and AGND planes via an 0R resistor or a one-point layout connection





NB5
xw2
Quanta Computer Inc.

Size C	Document Number	Rev
	EC Nuvoton NPC5E76H_1	2
Date: Wednesday, May 20, 2015	1 Sheet	60 of 60




	NPI	MV
R6181	I	I
R6182	I	I
C6029	I	I
R6183	I	NI
R6184	I	NI
U6003	I	NI
R6185	NI	I
R6186	NI	I


PCH SPI ROM(CLG)

PCH 6*5mm WSON 32M
SPI ROM Socket


SPI ROM 32M 8x6 socket

SPI ROM 32M 8x6
Co-lay with U6201


PCH 6*8mm WSON 32M

SPI ROM 32M 8x6 IC & 6x5 Socket & 8*6 Socket
(U6201/U6202/U6204)co-layEC 6*5mm WSON 16M
SPI ROM Socket









PV 0123




PV 0123



Screw Hole









RAM Clip



USBC Clip

PV 0202 delete







0918 RF

0925 RF


0925 RF





0918 RF




0918 RF




0918 RF




0918 RF




0925 RF




0925 RF




0925 RF




0925 RF




1128 RF



1128 RF





1128 RF





1128 RF


HP Confidential


HP confidential















MODE	VR Rail	Resistor to GND (1% Accuracy)		
M1	VCCIO	0		
M2	PRIMCORE	Float or > 230K		
M3	EDRAM/V1.0A/EOPIO	100K		
M4	Others	150K		

	LP#	C1	C0	VOUT(V)
VCCIO	0	X	X	0
	1	0	0	0.85
	1	0	1	0.875
	1	1	0	0.95
	1	1	1	0.975
VCCPRIM _CORE	0	X	X	0.7
	1	0	0	0.85
	1	0	1	0.9
	1	1	0	0.95
	1	1	1	1.00
EDRAM/ EOPIO/ V1.0A	0	X	X	0
	1	0	0	0.8 (MSM)
	1	0	1	0.95
	1	1	0	1
	1	1	1	1.05
Others (Fixed design only, not allowed for changing on-the-fly)	0	0	0	1.59
	0	0	1	1.99
	0	1	0	2.38
	0	1	1	3.3
	1	0	0	1.2
	1	0	1	1.5
	1	1	0	1.8
	1	1	1	2.5



xw2
Quanta Computer Inc.

Size Custom Document Number 80 -- +2.5VSUS (NB681A) Rev 2A
 Date: Wednesday, May 30, 2018 Sheet 80 of 98




MODE	VR Rail	Resistor to GND (1% Accuracy)		
M1	VCCIO	0		
M2	PRIMCORE	Float or > 230K		
M3	EDRAM/V1.0A/EOP10	100K		
M4	Others	150K		

	LP#	C1	C0	VOUT(V)
VCCIO	0	X	X	0
	1	0	0	0.85
	1	0	1	0.875
	1	1	0	0.95
	1	1	1	0.975
VCCPRIM _CORE	0	X	X	0.7
	1	0	0	0.85
	1	0	1	0.9
	1	1	0	0.95
	1	1	1	1.00
EDRAM/ EOPIO/ V1.0A	0	X	X	0
	1	0	0	0.8 (MSM)
	1	0	1	0.95
	1	1	0	1
	1	1	1	1.05
Others (Fixed design only, not allowed for changing on-the-fly)	0	0	0	1.59
	0	0	1	1.99
	0	1	0	2.38
	0	1	1	3.3
	1	0	0	1.2
	1	0	1	1.5
	1	1	0	1.8
	1	1	1	2.5



xw2
Quanta Computer Inc.

Size Custom Document Number 81 -- +1.8VPCU (NB681A) Rev 2A
Date: Wednesday, May 30, 2018 Sheet 81 of 98





MODE	VR Rail	Resistor to GND (1% Accuracy)		
M1	VCCIO	0		
M2	PRIMCORE	Float or > 230K		
M3	EDRAM/V1.0A/EOPIO	100K		
M4	Others	150K		
	LP#	C1	C0	VOUT(V)
VCCIO	0	X	X	0
	1	0	0	0.85
	1	0	1	0.875
	1	1	0	0.95
	1	1	1	0.975
VCCPRIM _CORE	0	X	X	0.7
	1	0	0	0.85
	1	0	1	0.9
	1	1	0	0.95
	1	1	1	1.00
EDRAM/ EOPIO/ V1.0A	0	X	X	0
	1	0	0	0.8 (MSM)
	1	0	1	0.95
	1	1	0	1
	1	1	1	1.05
Others (Fixed design only, not allowed for changing on-the-fly)	0	0	0	1.59
	0	0	1	1.99
	0	1	0	2.38
	0	1	1	3.3
	1	0	0	1.2
	1	0	1	1.5
	1	1	0	1.8
	1	1	1	2.5



xw2
Quanta Computer Inc.

Size Document Number
82 -- +VCC_IO (NB681A)
 Date: Wednesday, May 30, 2018 Sheet 82 of 98







CFL H6+2 45W
TDC: 80A
Iccmax: 128A
Loadline: mV/A



NI all thermal protection circuit


Over temperature threshold: 125°C
Hysteresis temperature: 101°C

Place close to PQ20000
Place close to PQ20001
Place close to PQ20002
Place close to PQ20003











HP Confidential







HP Confidential

(5,12,13,14,15,16,20,21,22,23,27,33,34,35,36,40,41,42,43,44,45,47,48,49,50,51,54,59,62,63,66,69,75,82,85,88,94)
(34,36,37,40,45,48,59,61,85,88,90)
(13,24,41,70,75,76,77,78,87,88)

+3V
+5V
+3V_ALW

	XW2 Quanta Computer Inc.		
	Size Custom	Document Number 91 – VRM_LPM#	Rev 1A
	Date: Wednesday, May 30, 2018		
	Sheet 89 of 95		

MON netname PR9051 F=2
1_5%_6



N18P-Q3 Merge (TDP=50W)
EDP-C: 57A (19A/1phase)
EDP-P: 105A (35A/1phase)
OCP minimum: 126A

NVDD5

- 1. **Ripple Current:**
 $I_{\text{ripple}}=14.35\text{A}$
- 2. **Ripple Voltage:**
 $\text{ESR}(\approx 9\text{mohm})/3 \approx 3\text{ mohm}$
 $V_{\text{ripple}}=3\text{m} \times 14.35\text{A}=43.05\text{mV}$
- 3. **MOSFET Spec:**
L-side MOSFET: FDP50CS0
 $R_{\text{ds(ON)}}=3\text{mohm}$ ($V_{\text{gs}}=4.5\text{ V}$)
I cont = 25A ($T=25^{\circ}\text{C}$)
I pulse=505A
- 4. **Frequency:**
 $F=300\text{KHz}$ ($\text{PR}300\text{A}=499\text{K ohm}$)
- 5. **OCIP:**
 $\text{NI}8\text{P Q3 Merge}$
 $\text{Set} = \text{PR}3220 \rightarrow 8.06\text{K}$
 $V_{\text{ripple}} = \text{PR}3008 \rightarrow 10\text{uA}-40\text{mV} = 40.6\text{mV}$
 $V_{\text{ripple}}(\text{OCIP}) = \text{PR}3001 \rightarrow 17\text{pA} = 38.67\text{V} \rightarrow 45.8\text{A(1 phase)}$

Total OCP= $42.8^{\circ}\text{S}=137\text{A}$ (3 phase)



TLD 180321

VAMON



NVVDD VIN



FBVDDQ VIN





Address		
0010_000xb	0 ohm to GND	20h
0010_001xb	499 to GND	22h





+VIN [26,31,33,35,38,44,45,46,47,48,49,50,51,52,53,54,56,57]
+3VPCU [10,12,14,16,27,28,31,32,33,34,40,41,42,45,46,50,51,52]
+5VPCU [10,30,33,34,36,42,43,45,46,47,48,49,50,51,52,53,54,56]
+1.2VSUS [2,6,10,17,18,46,50,52]

POWER BLOCK DIAGRAM



HP Confidential





XW2
Quanta Computer Inc.

Size B	Document Number 97 -- Power Block Diagram	Rev 1A
Date: Wednesday, May 30, 2018 Sheet 95 of 95		